

SEMICONDUCTOR DEVICE AND
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE

BACKGROUND OF THE INVENTION

1. Field of the Invention

5 The present invention relates to a semiconductor device including a silicon substrate formed with a field oxide for ~~a~~ device isolation, and to a manufacturing method thereof.

2. Description of the Related Art

10 An LSI is formed by disposing a multiplicity of devices on a silicon substrate, and hence each individual device is electrically separated by a field oxide. The field oxide, which has a thickness on the order of several hundred nm to 1 μ m, is obtained by selectively oxidizing
15 silicon in a region between the devices on the silicon substrate.

FIG. 2 is a diagram showing processes of a method of manufacturing a MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor). Referring to FIG. 2, the prior art of
20 the method of manufacturing the semiconductor device will hereinafter be described.

To start with, a silicon oxide layer 32, which is 15 - 20 nm in thickness, is formed by thermal oxidation on a

a

single crystal silicon substrate 31. A silicon nitride layer 33 is deposited in thickness of 400 - 600 nm on the silicon oxide layer 32 (FIG. 2(a)). Thereafter, a surface of the silicon substrate 31 under the silicon oxide layer 32 is exposed by selective etching^{of} the silicon oxide layer 32 and the silicon nitride layer 33 by use of a resist mask (FIG. 2(b)). Then, an ion implantation is carried out to prevent a parasitic transistor from being formed, and thereafter the silicon substrate 31 is oxidized in an atmosphere containing water at approximately 1000°C (FIG. 2(c)). At this time, the silicon nitride layer 33 functions as a mask^{to} ~~for~~ protect the silicon substrate from permeations of oxygen and water vapor, and therefore the exposed region of the silicon substrate by the etching can be selectively oxidized. Further, the silicon oxide layer 32 formed on the silicon substrate 31 is provided for relieving a stress produced due to a difference in terms of a thermal expansion coefficient between the selectively oxidized silicon and the silicon nitride layer 33. A process of thus oxidizing the surface of the silicon substrate is known as a LOCOS (Local Oxidation Of Silicon) method. Thereafter, the silicon oxide layer 32 and the silicon nitride layer 33 are removed, thereby completing

10

15

20

Vertical text on the left margin: a, b, c, d, e, f, g, h, i, j, k, l, m, n, o, p, q, r, s, t, u, v, w, x, y, z, aa, ab, ac, ad, ae, af, ag, ah, ai, aj, ak, al, am, an, ao, ap, aq, ar, as, at, au, av, aw, ax, ay, az, ba, bb, bc, bd, be, bf, bg, bh, bi, bj, bk, bl, bm, bn, bo, bp, bq, br, bs, bt, bu, bv, bw, bx, by, bz, ca, cb, cc, cd, ce, cf, cg, ch, ci, cj, ck, cl, cm, cn, co, cp, cq, cr, cs, ct, cu, cv, cw, cx, cy, cz, da, db, dc, dd, de, df, dg, dh, di, dj, dk, dl, dm, dn, do, dp, dq, dr, ds, dt, du, dv, dw, dx, dy, dz, ea, eb, ec, ed, ee, ef, eg, eh, ei, ej, ek, el, em, en, eo, ep, eq, er, es, et, eu, ev, ew, ex, ey, ez, fa, fb, fc, fd, fe, ff, fg, fh, fi, fj, fk, fl, fm, fn, fo, fp, fq, fr, fs, ft, fu, fv, fw, fx, fy, fz, ga, gb, gc, gd, ge, gf, gg, gh, gi, gj, gk, gl, gm, gn, go, gp, gq, gr, gs, gt, gu, gv, gw, gx, gy, gz, ha, hb, hc, hd, he, hf, hg, hh, hi, hj, hk, hl, hm, hn, ho, hp, hq, hr, hs, ht, hu, hv, hw, hx, hy, hz, ia, ib, ic, id, ie, if, ig, ih, ii, ij, ik, il, im, in, io, ip, iq, ir, is, it, iu, iv, iw, ix, iy, iz, ja, jb, jc, jd, je, jf, jg, jh, ji, jj, jk, jl, jm, jn, jo, jp, jq, jr, js, jt, ju, jv, jw, jx, jy, jz, ka, kb, kc, kd, ke, kf, kg, kh, ki, kj, kk, kl, km, kn, ko, kp, kq, kr, ks, kt, ku, kv, kw, kx, ky, kz, la, lb, lc, ld, le, lf, lg, lh, li, lj, lk, ll, lm, ln, lo, lp, lq, lr, ls, lt, lu, lv, lw, lx, ly, lz, ma, mb, mc, md, me, mf, mg, mh, mi, mj, mk, ml, mm, mn, mo, mp, mq, mr, ms, mt, mu, mv, mw, mx, my, mz, na, nb, nc, nd, ne, nf, ng, nh, ni, nj, nk, nl, nm, nn, no, np, nq, nr, ns, nt, nu, nv, nw, nx, ny, nz, oa, ob, oc, od, oe, of, og, oh, oi, oj, ok, ol, om, on, oo, op, oq, or, os, ot, ou, ov, ow, ox, oy, oz, pa, pb, pc, pd, pe, pf, pg, ph, pi, pj, pk, pl, pm, pn, po, pp, pq, pr, ps, pt, pu, pv, pw, px, py, pz, qa, qb, qc, qd, qe, qf, qg, qh, qi, qj, qk, ql, qm, qn, qo, qp, qq, qr, qs, qt, qu, qv, qw, qx, qy, qz, ra, rb, rc, rd, re, rf, rg, rh, ri, rj, rk, rl, rm, rn, ro, rp, rq, rr, rs, rt, ru, rv, rw, rx, ry, rz, sa, sb, sc, sd, se, sf, sg, sh, si, sj, sk, sl, sm, sn, so, sp, sq, sr, ss, st, su, sv, sw, sx, sy, sz, ta, tb, tc, td, te, tf, tg, th, ti, tj, tk, tl, tm, tn, to, tp, tq, tr, ts, tt, tu, tv, tw, tx, ty, tz, ua, ub, uc, ud, ue, uf, ug, uh, ui, uj, uk, ul, um, un, uo, up, uq, ur, us, ut, uu, uv, uw, ux, uy, uz, va, vb, vc, vd, ve, vf, vg, vh, vi, vj, vk, vl, vm, vn, vo, vp, vq, vr, vs, vt, vu, vv, vw, vx, vy, vz, wa, wb, wc, wd, we, wf, wg, wh, wi, wj, wk, wl, wm, wn, wo, wp, wq, wr, ws, wt, wu, wv, ww, wx, wy, wz, xa, xb, xc, xd, xe, xf, xg, xh, xi, xj, xk, xl, xm, xn, xo, xp, xq, xr, xs, xt, xu, xv, xw, xx, xy, xz, ya, yb, yc, yd, ye, yf, yg, yh, yi, yj, yk, yl, ym, yn, yo, yp, yq, yr, ys, yt, yu, yv, yw, yx, yy, yz, za, zb, zc, zd, ze, zf, zg, zh, zi, zj, zk, zl, zm, zn, zo, zp, zq, zr, zs, zt, zu, zv, zw, zx, zy, zz.

the device separation (FIG. 2(d)).

The silicon oxide layer (hereinafter termed a field oxide layer) 34 formed by the LOCOS method is approximately 1 μm in thickness, which is approximately twice the thickness of the silicon before oxidation. Accordingly, as shown in FIG. 2(d), a region formed with the field oxide layer 34 is higher by one step than the surface of the silicon substrate 31.

Next, a gate 35 is prepared by forming a gate oxide layer 35a, a polysilicon (polycrystalline silicon) gate 35b for a gate electrode, and a tungsten silicide 35c. Then, the ions are implanted into the silicon substrate 31 to form a source/drain region. Subsequently, an oxide layer 36 of PSG (Phosphorous-Silicate-Glass) is deposited by a CVD (Chemical Vapor Deposition) method in a thickness enough to obtain a sidewall length in order to form sidewalls (FIG. 2(e)). Thereafter, the oxide layer 36

etched by an anisotropic etching process such as RIE

(Reactive Ion Etching), thereby sidewalls 37 are formed (FIG. 2(f)). At this time, there must be ~~scatter~~ ^{non-uniformities} in the

thickness of the oxide layer 36 deposited by the CVD method as well as in an etching speed of the anisotropic etching process, and hence an overetching process must be

executed to completely remove the oxide layer 36 on the gate 35 as well as on the silicon substrate 31.

Then, the ion implantation is again implemented to form the source/drain region, and the MOSFET is completed by forming an insulating layer and a contact hole and providing aluminum wiring in normal processes.

According to the prior art method of manufacturing the semiconductor device, as discussed above, the overetching process is executed when forming the sidewall 37. Therefore, simultaneously when the oxide layer 36 is etched, the field oxide layer 34 is likewise etched and thereby reduced in thickness. Accordingly, a field isolation voltage of the field oxide layer 34 decreases, and an inter-device leakage current is increased.

Such being the case, according to the technique disclosed in Japanese Patent Laid-Open Publication No.4-100243, as shown in FIG. 3, the field oxide 34 is formed on the silicon substrate 31 by use of the LOCOS method, and, after forming a gate oxide layer 40 by thermal oxidization, the surface of the gate oxide layer 40 is further nitrided, whereby a nitride oxide layer 42 is formed on the surface of the gate oxide layer 40. Then, a gate 35 and a side-wall 37 are formed on this nitride

oxide layer 42.

Thus, the nitride oxide layer 42 is formed as a protective layer on the field oxide layer 34, thereby making it feasible to prevent the field oxide layer 34 from being over-etched when in the sidewall etching process. As illustrated in FIG. 3, however, if the same prior art technology is employed, the nitrified oxide layer 42 is provided also on the gate oxide layer 40, and therefore the thickness of the gate oxide layer 40 is controlled with difficulty, which might lead to a possibility of making control of a performance of the device difficult.

Under such circumstances, Japanese Patent Laid-Open Publication No.4-100243 also discloses such a technique that a nitride oxide layer 42' is, as shown in FIG. 4, formed only on the field oxide 34 and on a boundary between the field oxide 34 and the gate oxide layer 40. Thus, if the nitrified oxide layer 42 is formed on only a part of the surface of the gate oxide layer 40 as well as on a part of the surface of the field oxide layer 34, the thickness of the gate oxide layer 40 under the gate 35 remains unchanged, and hence the problem given above must be obviated.

In order to form the nitride oxide layer 42' on the partial area of the oxide layer, however, after the nitride oxide layer has been formed over the entire surface of the gate oxide layer 40, the nitride oxide layer under the gate 35 must be removed by use of a photolithography process, which conduces to a problem of increasing the number of working processes.

SUMMARY OF THE INVENTION

Under such circumstances, it is a primary object of the present invention to provide a manufacturing method capable of easily manufacturing a semiconductor device exhibiting a high reliability but no decrease in a field isolation ~~voltage~~ ^{voltage} due to an influence by overetching.

To accomplish the above object, according to the present invention, a method of manufacturing a semiconductor device including a field oxide on a silicon substrate comprises a) a step of forming an oxidation proof layer including an aperture on the silicon substrate, b) a step of forming a field oxide for the device isolation by thermally oxidizing silicon at the aperture, c) a step of depositing a protective layer thicker than a thickness of the oxidation proof layer on

the oxidation proof layer and on the field oxide layer,
the protective layer being composed of such a selective
removable material as to establish a condition under which
the oxidation proof layer is selectively removed, d) a
5 step of making the protective layer residual on only the
surface of the field oxide by removing a part of the
protective layer deposited in the depositing step till the
surface of the oxidation proof layer is exposed, and e) a
step of removing the oxidation proof layer.

10 To be more specific, according to the method of
manufacturing the semiconductor device of the present
invention, to start with, a protective layer is deposited
on the surface of a field oxide formed by the LOCOS method
and on the surface of an oxidation proof layer (a silicon
15 nitride layer) formed to selectively oxidize silicon at a
region in which to form this field oxide. Then, the
protective layer ~~is formed~~ ^{remains} on only the field oxide ^{1a1} by
~~making the surface of the oxidation proof layer exposed~~
~~with a removal of a part of the protective layer.~~ Owing
20 to this protective layer, the field oxide layer can be
prevented from being etched when in an overetching
process, and hence it is feasible to prevent an increase
of leakage current, with which ~~a~~ decreases in the field

isolation voltage is concomitant. Besides, in the step of forming the protective layer, there is no necessity for using a resist mask etc, and therefore the protective layer can be easily formed. Further, since this protective layer is formed on only the surface of the field oxide layer, there is no possibility of exerting an influence upon a performance of the device.

Note that the protective layer may, when the semiconductor device is manufactured by the manufacturing method of the present invention, involve the use of any kinds of materials capable of establishing such an etching condition that only the oxidation proof layer is selectively removed in a posterior oxidation proof layer removing step. Specifically, polysilicon may be used.

Moreover, the step of removing a part of the protective layer may be executed by polishing the protective layer or by etching. In this step, if the protective layer is polished by use of CMP (Chemical Mechanical Polishing), the polishing process can be stopped at a stage where the surface of the oxidation proof layer is exposed, and hence the part of the protective layer can be efficiently removed.

Moreover, according to the present invention, there

is provided a semiconductor device comprising a field oxide layer for the device isolation, and a layer formed on the surface of the field oxide, the layer being composed of such a selective removable material as to establish a condition under which a silicon nitride layer is selectively removed. Further, according to the present invention, there is provided a semiconductor device in which the selective removable material is polysilicon.

10 BRIEF DESCRIPTION OF THE DRAWINGS

Other objects and advantages of the present invention will become apparent during the following discussion in conjunction with the accompanying drawings, in which:

15 FIG. 1 is a diagram showing processes in a method of manufacturing a semiconductor device in an embodiment of the present invention;

FIG. 2 is a diagram showing processes in a prior art method of manufacturing the semiconductor device;

20 FIG. 3 is a sectional view illustrating a structure of the semiconductor device disclosed in Japanese Patent Laid-Open Publication No.4-100243; and

FIG. 4 is a sectional view illustrating the structure of the semiconductor device disclosed in Japanese Patent

Laid-Open Publication No.4-100243.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

5 An embodiment of the present invention will be specifically described with reference to the accompanying drawings.

FIG. 1 is a diagram showing processes in a method of manufacturing a semiconductor device in one embodiment of the present invention. First of all, a field oxide layer
10 34 is formed on a silicon substrate 31 by use of the LOCOS method as in the case of the prior art. More specifically, the surface of the silicon substrate 31 is thermally oxidized, whereby a silicon oxide layer 32 is formed in thickness of 15 - 20 nm on the silicon substrate
15 31. Subsequently, a silicon nitride layer 33 (an oxidation resisting layer) is deposited on the silicon substrate 31 by the CVD method. This nitride layer 33 has a thickness 14 on the order of 400 - 600 nm (FIG. 1(a)). Etched subsequently are the silicon oxide layer 32 and the
20 silicon nitride layer 33 on a region in which to form a gate on the silicon substrate 31 by use of the photolithography. A structure including, as illustrated in FIG. 1(b), an aperture formed in a part of the silicon

nitride layer 33 and in a part of the silicon oxide layer 32 on the silicon substrate 31, is thereby obtained.

Then, ions are implanted into the silicon substrate 31 in order to prevent a parasitic transistor from being formed, and thereafter the silicon substrate 31 is wet-oxidized in an atmosphere containing water at approximately 1000°C, thereby forming a field oxide 34 having a thickness of about 1 μm (FIG. 1(c)).

Next, as shown in FIG. 1(d)), a polysilicon layer 11 serving as a protective layer is deposited in thickness of 1 μm by the CVD method. At this time, the polysilicon layer 11 is deposited so that a thickness 15 of the polysilicon layer 11 is larger than the thickness 14 of the silicon nitride layer 33. This polysilicon layer 11 continues to be polished till the surface of the silicon nitride layer 33 becomes exposed by ~~CMP~~^{CMP} (Chemical Mechanical Polishing) as shown in FIG. 1(e).

The CMP may be a technique for flattening a rugged portion on the surface, by which to flatten the surface by a mechanically cutting process using a chemical abrasive (slurry) and a polishing pad. One of characteristics of the CMP technique is that a region wider than that by another polishing techniques can be flattened, and this

CMP technique is generally used for specular polishing of a silicon wafer. The CMP technique is capable of polishing a variety of substances by combining abrasive grains with chemically active solvent. When the polysilicon layer 11 is polished by the CMP, there must be effected polishing as a combination of chemical polishing based on alkali with mechanical polishing based on silica by use of abrasive in which colloidal silica is dispersed in strong alkali. The polysilicon layer 11 can be polished at a high polishing rate by such abrasive. Further, silicon nitride is chemically stable with respect to alkali and therefore, when using the above abrasive, it is low in terms of the polishing rate with respect to the silicon nitride layer 33. Accordingly, there must be a possibility in which the polishing process is decelerated or stopped at a stage of the surface of the silicon nitride layer 33 being exposed when the polysilicon layer 11 is polished. Namely, only the polysilicon layer 11 deposited thicker than the silicon nitride layer 33 can be efficiently removed by using the CMP.

Next, the silicon nitride layer 33 is removed by the wet chemical etching involving the use of phosphoric acid. The polysilicon layer 12 is stable with respect to

a

phosphoric acid, and hence there is obtained a structure having the polysilicon layer 12 as the protective layer formed on only the field oxide layer 34. (Fig. 1(f)) Thereafter, the photolithography and the etching are carried out according to the normal semiconductor manufacturing process, and the gate oxide layer 35a, the polysilicon layer 35b for the gate electrode and the tungsten silicide 35c are formed on the active region, thereby forming the gate 35. Then, the oxide layer 36 for forming the side-wall is deposited over the entire surface of the substrate by the CVD method (FIG. 1(g)).

5

10

Thereafter, the side-wall 37 is formed by implementing the anisotropic etching such as the RIE with respect to the oxide layer 36 (FIG. 1(h)). Then, the insulating layer and the contact hole are formed, and the aluminum wiring is conducted by the normal processes, thus completing the MOSFET.

a

15

20

Herein, as discussed above, since there are ~~the~~ *non-uniformities* ~~scattering~~ in the thickness of the oxide layer 36 deposited by the CVD method and in the etching speed of the anisotropic etching, the overetching is conducted to completely remove the oxide layer 36 on the gate 35 as well as on the silicon substrate 31. In accordance with

5 this embodiment, however, the field oxide layer 34 is
protected by the polysilicon layer 12, and therefore, even
when the oxide layer 36 is overetched, it never happens
that the field oxide layer 34 is etched. Accordingly, it
is possible to prevent the problem in terms of the
decrease in the field isolation voltage which is caused
due to the field oxide layer 34 becoming thinned.
Besides, in accordance with this embodiment, the
polysilicon layer 12 can be formed in a self-matching
10 manner on only the field oxide layer 34, and, this
eliminating the necessity for using a mask etc, the
polysilicon layer 12 can be easily formed.

Note that the method of forming each layer or the
thickness of each layer for manufacturing the MOSFET is
15 not limited to those described above. Further, although
this embodiment has exemplified the method of
manufacturing the MOSFET, the manufacturing method
according to the present invention can be applied to
manufacturing the other kinds of semiconductor devices.

20 Moreover, in the present embodiment, the polysilicon
layer 11 serving as the protective layer is formed on the
field oxide layer 34, however, other materials are usable
without being confined to polysilicon. On such an

occasion, in a posterior process of removing the silicon nitride layer 33, it is required that the etching be executed under such a condition that the silicon nitride layer 33 can be selectively removed.

5 Furthermore, in a process of removing the protective layer, other polishing methods without being limited to the CMP may be employed as a method of removing the protective layer. Further, the removal thereof can be done by the etching. In the case of removing a part of
10 the protective layer by the etching, it is required that the conditions of an etching time etc be controlled so as to stop the etching process just when the surface of the silicon nitride layer is exposed.

This invention being thus described, it will be
15 obvious that the same may be varied in same ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such
modifications
~~modifications~~ as would be obvious to one skilled in the art
20 are intended to be included within the scope of the following claims.

09755374-04504

a